We demonstrate that it is possible to generate a deterministic test set that detects all the detectable single stuck-at faults in a fullscan circuit such that each test contains a small number of transitions from 0 to 1 or from 1 to 0 when considering consecutive input values. Using this result we show that built-in test-pattern generation for scan circuits can be based on transition probabilities instead of probabilities of specific bits in the test set being 0 or 1. The resulting approach associates only two parameters with every set of test vectors: an initial value and a transition probability. We demonstrate that this approach is effective in detecting all the detectable single stuck-at faults in benchmark circuits.
Introduction
The number of transitions from 0 to 1 or from 1 to 0 along an nbit test vector is the number of positions i , where 0 ≤ i < n −1, such that the value at position i +1 is different from the value at position i of the test vector. For example, the test vector 00001111 has one transition at position 4 while the test vector 01100010 has four transitions at positions 1, 3, 6 and 7. We study the numbers of transitions along tests of deterministic test sets that achieve complete fault coverage of single stuck-at faults (i.e., the test sets detect all the detectable single stuck-at faults). We show that it is possible to generate test sets that achieve complete fault coverage and have very small numbers of transitions from 0 to 1 or from 1 to 0. We then go on to show that a built-in test-pattern generator (TPG ) programmed to use a small number of different transition probabilities and initial values is able to achieve complete fault coverage for full-scan circuits. We demonstrate this result for benchmark circuits. These results are important for the following reasons.
When a TPG drives a scan chain, values of consecutive inputs are generated by the TPG in consecutive clock cycles. Thus, it is natural to allow the current value to determine the next value. A transition probability of p implies that if the Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. current value is α, with probability p the next value will be α′. A test set with a transition probability of p can be implemented as shown in Figure 1 . The source of random values in Figure 1 produces a sequence where the probability of a 1 is p . This source drives a T flip-flop. The output of the T flip-flop will change whenever the random source produces the value 1. This happens with probability p , as required. We design a TPG by selecting values for p and corresponding initial values a for the T flip-flop of Figure 1 in order to achieve complete fault coverage for benchmark circuits. Most of the existing test-pattern generation schemes attempt to control input values, and not transitions [1] - [17] . For example, weighted-random pattern generation methods assign a weight to every input, which indicates the probability that the input will be assigned the value 1. The bit-fixing logic in [11] also assigns values to specific bits in order to reproduce deterministic test vectors as part of a pseudo-random sequence. Our results demonstrate that an effective built-in test-pattern generation scheme can control the number of transitions along the tests it generates (or the transition probabilities of these tests) instead of controlling specific values (or the probability that a given value is 1). This implies that a single transition probability and an initial value are sufficient for generating effective test vectors. This alleviates the need to use a weight for every input under weighted-random pattern generation.
A two-state Markov source used in [17] as a TPG has a structure similar to Figure 1 . Moreover, in extensions of the method of [17] , transition probabilities are used for determining the state-transition probabilities of a finite-state machine implementing a Markov source [18] . However, the method of [17] and its extensions require additional logic, called bit-fixing logic, in order to adjust the input probabilities and achieve complete fault coverage. In addition, the scan chain is partitioned into virtual scan chains each with its own set of state-transition probabilities. Thus, these methods use additional logic to drive different virtual scan chains from different sources. The proposed method is simpler in that it does not require partitioning of the scan chain 54.3 into virtual scan chains, and it does not require bit-fixing logic to achieve complete fault coverage for benchmark circuits.
The TPG used in [19] is also similar in structure to the one shown in Figure 1 , with the following differences. The random source in [19] consists of an AND gate driven by k cells of an LFSR . This results in low transition probabilities that reduce the power dissipation during scan, which is the goal of [19] . However, since the transition probabilities are limited, not all the detectable circuit faults are detected in [19] . The method proposed here achieves 100% coverage of detectable circuit faults for all the benchmark circuits considered.
We consider circuits with single scan chains. The proposed TPG can be easily extended to circuits with multiple scan chains by including a T flip-flop for every scan chain.
The paper is organized as follows.
In Section 2 we demonstrate that it is possible to generate deterministic test sets with small numbers of transitions along their tests. In Section 3 we describe the application of this property to built-in testpattern generation. Experimental results of built-in test-pattern generation are presented in Section 4.
Test sets with small numbers of transitions
To demonstrate that test sets with small numbers of transitions are effective in achieving complete fault coverage, we perform the experiment described in this section.
We start from a test set T that detects all the detectable circuit faults. For every test t i ∈ T we find the number of transitions from 0 to 1 or from 1 to 0. We denote this number by n σ (t i ). We also find the set of positions where the transitions occur. We denote this set by σ(t i ). For example, we show in Table 1 a test set T for the combinational logic of ISCAS-89 benchmark circuit s 27. For every test t i ∈ T we show n σ (t i ) and σ(t i ). We consider the tests starting from the ones with the highest numbers of transitions. When a test t i is considered, if n σ (t i ) > 0, we attempt to reduce the number of transitions by modifying the test as follows. For every j 1 ∈ σ(t i ), we find the next position j 2 ∈ σ(t i ) where a transition occurs. If j 1 is the last position in σ(t i ), we define j 2 = n where n is the number of circuit inputs. We complement positions j 1 , . . . ,j 2 −1 of t i . This eliminates the transition at position j 1 without introducing any additional transitions. We check whether all the faults originally detected by t i are still detected by the test set. If any fault remains undetected, we reverse the change. Otherwise, we accept the change. In this case we recompute σ(t i ) and consider t i again.
In the example of s 27 we first consider t 1 that has five transitions. Considering j 1 = 1 with j 2 = 3, we modify t 1 = 1001010 into t 1 = 1111010. We find that five faults remain undetected and we therefore restore t 1 = 1001010. Considering j 1 = 3 with j 2 = 4, we modify t 1 = 1001010 into t 1 = 1000010. We find that three faults remain undetected and we therefore restore t 1 = 1001010. Considering j 1 = 4 with j 2 = 5, we modify t 1 = 1001010 into t 1 = 1001110. We find that three faults remain undetected and we therefore restore t 1 = 1001010. Considering j 1 = 5 with j 2 = 6, we modify t 1 = 1001010 into t 1 = 1001000.
We find that all the faults continue to be detected and we therefore accept the change into t 1 = 1001000. We recompute σ(t 1 ) to obtain σ(t 1 ) = {1,3,4}. We now reconsider all the values j 1 ∈ σ(t 1 ) and find that no additional changes are possible.
Next, we consider t 2 of s 27 and find that it cannot be modified. Considering t 4 next, we first consider j 1 = 2 with j 2 = 3. We modify t 4 = 1101011 into t 4 = 1111011 and find that all the faults are still detected. We therefore accept t 4 = 1111011 with the new set σ(t 4 ) = {4,5}. This is also the final test we obtain.
After considering all the tests once, we consider all the tests again in case the new test set allows additional transitions to be removed. In the example of s 27 we obtain the test set shown in Table 2 . Table 2 : Modified test set for s 27
To further reduce the numbers of transitions in the test set, we attempt to replace the tests that have the largest numbers of transitions by other tests, that have fewer transitions. We define n σ,max = max{n σ (t i ):t i ∈ T }. For every t i ∈ T with n σ (t i ) = n σ,max , we add to T the following tests. For every j 1 ∈ σ(t i ), we find the next position j 2 ∈ σ(t i ) as before. We define a test denoted by t i j 1 which is identical to t i except that positions j 1 , . . . ,j 2 −1 are complemented, and we add it to T .
In the example of s 27, we have n σ,max = 4, and we add tests based on t 2 . The test for j 1 = 1 is t 2 1 = 0000110, the test for j 1 = 2 is t 2 2 = 0111110, the test for j 1 = 4 is t 2 4 = 0100000, and the test for j 1 = 6 is t 2 6 = 0100111.
After extending the test set, we attempt to modify the tests again as above. The resulting test set is shown in Table 3 . Table 3 : Extended and modified test set for s 27
We drop unnecessary tests by performing fault simulation with fault dropping and removing tests that do not detect any new faults. The resulting test set is shown in Table 4 . At the cost of adding one test, the maximum number of transitions is reduced to three. We repeat the process of adding tests, modifying the test set and dropping unnecessary tests until no further improvements in the maximum or the total number of transitions are possible.
Results of the process above for the combinational logic of ISCAS-89 benchmark circuits are shown in Table 5 . After the circuit name we show the number of inputs. Under column tests we show the numbers of tests before the test set is modified, and after the test set is modified. Under column max trans we show the maximum number of transitions for any test in the test set before the test set is modified, after the test set is modified without adding tests, and after the test set is modified with the addition of tests. Table 5 demonstrates that significant reductions in the numbers of transitions are possible at the cost of an increase in the number of tests. The final maximum number of transitions is significantly smaller than the number of circuit inputs, which is an upper bound on the number of transitions.
Built-in test-pattern generation
In this section, we describe the selection of parameters for a TPG with the structure shown in Figure 1 . The parameters to be selected are transition probabilities and corresponding initial values for the T flip-flop.
We denote the set of parameters by P . Every entry (p ,a ) ∈ P consists of a transition probability p and an initial value a for the T flip-flop. We discuss the logic required for implementing several pairs of parameters at the end of Section 4.
For a given pair of parameters (p ,a ) we allow the TPG to produce N tests and apply them to the circuit. Here, N is a preselected constant. Thus, given a set of parameters P and a value for N , test application to an n -input circuit with a single scan chain proceeds as follows. Procedure 1: Test application based on P For every (p ,a ) ∈ P :
Initialize the T flip-flop to a . Drive the T flip-flop with a sequence where the probability of a 1 is p . Repeat N times: Shift n values produced by the T flip-flop into the scan chain and apply the resulting test vector to the circuit.
We consider values of p that are multiples of 1/ψ for ψ which is a power of two, i.e., we consider p = 1/ψ, 2/ψ, . . . , (ψ−1)/ψ. In our experiments, ψ = 32, 64 or 128. We note that a higher value of ψ provides better control over the average number of transitions. For example, the average number of transitions with p = 1/32 and p = 2/32 is expected to be the same as the average number of transitions with p = 2/64 and p = 4/64, respectively. However, with ψ = 64 we also have an intermediate value obtained for p = 3/64. With ψ = 128 we can obtain in addition the intermediate values for p = 5/128 and p = 7/128.
We select the set of parameters P for a circuit as follows. Given N and ψ, we consider for every value of p , p = 1/ψ,2/ψ, . . . ,(ψ−1)/ψ, both values of a , a = 0 and a = 1. We simulate the circuit under N test vectors produced for every pair (p ,a ) with fault dropping. We store effective pairs, i.e., pairs that result in the detection of at least one circuit fault, in the set P . This process is given as Procedure 2 next. Procedure 2: Finding a set of parameters P for given N and ψ (1)
Let F be the set of target faults. Set P = φ.
For p = 1/ψ,2/ψ, . . . ,(ψ−1)/ψ and for a = 0,1: Generate N test vectors with parameters (p ,a ).
Simulate F under these test vectors with fault dropping. If any fault is detected, add (p ,a ) to P . The set P obtained by Procedure 2 may contain more pairs of parameters than necessary. To remove such pairs, we perform reverse order simulation of the parameters in P . This is done using Procedure 3 given next. Procedure 3: Reducing the size of P (1) Let F be the set of target faults.
Generate N test vectors with parameters (p i ,a i ).
Simulate F under these test vectors with fault dropping. If no faults are detected, remove (p i ,a i ) from P . Procedures 1, 2 and 3 require fault simulation of preselected numbers of vectors. This determines the computational complexity.
Experimental results
We applied Procedure 2 followed by Procedure 3 to ISCAS-89 benchmark circuits that are random pattern resistant. We also considered multi-level implementations of Berkeley PLAs that are random pattern resistant. Our definition of a random pattern resistant circuit requires that incomplete fault coverage would be achieved for the circuit after applying 100,000 random patterns.
We used N = 1024,2048, . . . ,65536 and ψ = 32,64,128. We report on the smallest value of N and the smallest value of ψ (in this order) that result in the highest fault coverage. In several cases we provide results for a larger value of N or ψ in order to demonstrate the tradeoff between the number of parameter pairs in P , the number of tests, N and ψ.
The results are shown in Table 6 as follows. After the circuit name we show the values of N and ψ. We then show the fault efficiency (the percentage of detected faults out of the set of detectable faults). Under column | P | we show the number of parameter pairs in the set P after reverse order simulation. Under column max p we show the maximum value of p for any pair (p ,a ) ∈ P . Under column tests we show the total number of tests applied to the circuit to achieve the reported fault efficiency (the number of tests is equal to N | P | ). For comparison, we show in the last column of Table 6 the fault efficiency achieved by the same number of pure-random patterns for some of the circuits considered. Table 6 demonstrates that complete fault coverage is achieved for all the circuits considered. By increasing the number of tests N and/or the probability parameter ψ it is possible to reduce the number of parameter pairs required to achieve complete fault coverage. A higher value of N sometimes allows a lower value of ψ to be used. Next, we describe the hardware required by the proposed built-in test generation method. We consider s 420 with N = 4096 and ψ = 32. These values result in two pairs of parameters, (p ,a ) = (2/32,0) and (p ,a ) = (5/32,1). The TPG consists in this case of a counter CNT N for N , and a counter CNT P that determines the current values of the parameters (p ,a ). Depending on the value of CNT P , the T flip-flop in Figure 1 is loaded with the appropriate value a , and the random source of Figure 1 produces a sequence where the probability of a one is p . To obtain p = 2/32 or 1/16, it is possible to use the AND function of four cells of a linear-feedback shift-register (LFSR ). To obtain p = 5/32, it is possible to use the following. (1) The AND function of three cells of an LFSR will implement a function which is one with probability 1/8. (2) The AND function of five cells of an LFSR will implement a function which is one with probability 1/32. (3) The OR function of the two functions in 1 and 2 will implement a function which is one with probability 1/32+1/8 = 5/32, as required. The same LFSR can be used for all the functions required. A multiplexer controlled by CNT P can select between the appropriate functions. Another multiplexer controlled by CNT P can determine the initial value of the T flip-flop based on a . Compared with other approaches, the proposed method has a very low hardware overhead while allowing all the detectable faults to be detected. For example, the method of [17] , which is very efficient, requires in addition to hardware similar to that described above also bit-fixing logic to modify the values of selected bits. It also requires the partitioning of the scan chain into multiple virtual scan chains (up to 64 virtual scan chains), causing the hardware to be duplicated according to the number of virtual scan chains.
Concluding remarks
We described a procedure for reducing the numbers of transitions from 0 to 1 or from 1 to 0 when considering consecutive input values in a deterministic test set that achieves complete coverage of single stuck-at faults. The results of this procedure indicated that relatively small numbers of transitions are sufficient for achieving complete fault coverage. This pointed to the ability to base built-in test-pattern generation for scan circuits on transition probabilities instead of probabilities of specific bits being 0 or 1. The advantage of such an approach is that it associates only two parameters with every set of test patterns: an initial value and a transition probability. Based on the transition probability, the next value to be shifted into the scan chain is either equal to the previous value or its complement. We demonstrated that such an approach to scan-BIST is effective in achieving complete fault coverage for benchmark circuits.
